System-Level Programming

20 Interrupts – Concurrency

Peter Wägemann

Lehrstuhl für Informatik 4 Systemsoftware

Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU)

Summer Term 2025

http://sys.cs.fau.de/lehre/ss25

en

20-IRQ-Nebenlaeufigkeit

Concurrency

Definition: Concurrency

Two executions A and B of a program are considered to be concurrent (A|B), if for every single instruction a of A and b of B it is not determined, whether a or b is executed first (a, b or b, a).

Concurrency is induced by

- Interrupts
 - \sim IRQs can interrupt a program at an "arbitrary point"
- Real-parallel sequences (by the hardware)

 other CPU / peripheral devices access the memory at "anytime"
- Quasi-parallel sequences (e. g., threads in an operating system) → OS can preempt tasks "anytime"

Problem: Concurrent access to a shared state



Problems with Concurrency

Scenario

- a light gate at the entrance of a parking lot counts cars
- every 60 seconds, the value is transferred to security agency

```
static volatile uint16_t cars; // photo sensor is connected
// to INT2
void main(void) {
  while (1) {
    waitsec(60);
    send(cars);
    cars = 0;
  }
}
```

Where does the problem occur?



Problems with Concurrency

Scenario

- a light gate at the entrance of a parking lot counts cars
- every 60 seconds, the value is transferred to security agency

```
static volatile uint16_t cars; // photo sensor is connected
// to INT2
void main(void) {
   while (1) {
      waitsec(60);
      send(cars);
      cars = 0;
   }
}
```

20-IRQ-Nebenlaeufigkeit

en



Where does the problem occur?

- both main() as well as ISR read and write cars
 - → potential *lost-update anomaly*

Problems with Concurrency

Scenario

- a light gate at the entrance of a parking lot counts cars
- every 60 seconds, the value is transferred to security agency

```
static volatile uint16_t cars; // photo sensor is connected
// to INT2
void main(void) {
  while (1) {
    waitsec(60);
    send(cars);
    cars = 0;
  }
}
```





- Where does the problem occur?
- both main() as well as ISR read and write cars
 - → potential *lost-update anomaly*
- size of the variable cars is larger than one register
 - → potential *read-write* anomaly

```
Where are the problems here?
```

lost-update: both main() as well as ISR read and write cars

- read-write: size of the variable cars is larger than one register
- problem only becomes obvious when looking at the assembly level

<pre>void main(void) { send(cars);</pre>	<pre>// photosensor is connected // to INT2</pre>
cars = 0;	<pre>ISR(INT2_vect) { cars++;</pre>
}	}
main:	INT2_vect:
	; save regs
lds r24,cars	lds r24,cars ; load cars.lo
lds r25,cars+1	lds r25,cars+1 ; load cars.hi
rcall send	adiw r24,1 ; add (16 bit)
<pre>sts cars+1,zero_reg</pre>	<pre>sts cars+1,r25 ; store cars.hi</pre>
<pre>sts cars,zero_reg</pre>	<pre>sts cars,r24 ; store cars.lo</pre>
•••	··· ; restore regs



main:	INT2_vect:	
•••		; save regs
lds r24,cars	lds r24,cars	-
lds r25,cars+1	lds r25,cars+1	
rcall send	adiw r24,1	
<pre>sts cars+1,zero_reg</pre>	sts cars+1,r25	
sts cars,zero_reg	sts cars,r24	
	•••	; restore regs



main:	INT2_vect:	
<pre>main: lds r24,cars lds r25,cars+1 rcall send sts cars+1,zero_reg sts cars,zero_reg </pre>	lwizzvect: lds r24,cars lds r25,cars+1 adiw r24,1 sts cars+1,r25 sts cars,r24	; save regs
		, rescore regs



main:	INT2_vect:	
lds r24, cars lds r25, cars+1 rcall send sts cars+1,zero_reg sts cars,zero_reg	; s lds r24,cars lds r25,cars+1 adiw r24,1 sts cars+1,r25 sts cars,r24 ; r	ave regs restore regs

- Let cars=5 and let the IRQ ($\frac{1}{2}$) occur at this point
 - main already read the value of cars (5) from the register (register → local variable)



main:	INT2_vect:		
lds r24,cars lds r25,cars+1 ← 夕 rcall send sts cars+1,zero_reg sts cars,zero_reg	lds r24,cars lds r25,cars+1 adiw r24,1 sts cars+1,r25 sts cars,r24	;;	save regs restore regs

- main already read the value of cars (5) from the register (register → local variable)
- INT2_vect is executed
 - registers are saved
 - − cars is incremented → cars=6
 - registers are restored



main	TNT2 vect:
main.	INIZ_VECL.
•••	··· ; save regs
lds r24,cars	lds r24,cars
lds r25,cars+1	lds r25,cars+1
rcall send	adiw r24,1
sts cars+1,zero_reg	sts cars+1,r25
<pre>sts cars,zero_reg</pre>	sts cars,r24
•••	··· ; restore regs

- main already read the value of cars (5) from the register (register → local variable)
- INT2_vect is executed
 - registers are saved
 - cars is incremented \sim cars=6
 - registers are restored
- main passes the old value of cars (5) to send



main: lds r24,cars	INT2_vect: lds r24,cars	; save regs
<pre>lds r25, cars+1 rcall send sts cars+1,zero_reg_ sts cars,zero_reg</pre>	lds r25,cars+1 adiw r24,1 sts cars+1,r25 sts cars,r24 	; restore regs

- main already read the value of cars (5) from the register (register → local variable)
- INT2_vect is executed
 - registers are saved
 - − cars is incremented ~→ cars=6
 - registers are restored
- main passes the old value of cars (5) to send
- \blacksquare main sets cars to zero $\rightsquigarrow 1~car$ is "lost"



main:	INT2_vect:
•••	··· ; save regs
lds r24,cars	lds r24,cars
lds r25,cars+1	lds r25,cars+1
rcall send	adiw r24,1
<pre>sts cars+1,zero_reg</pre>	sts cars+1,r25
<pre>sts cars,zero_reg</pre>	sts cars,r24
	··· ; restore regs



main:	INT2_vect:
•••	··· ; save regs
lds r24,cars	lds r24,cars
lds r25,cars+1	lds r25,cars+1
rcall send	adiw r24,1
<pre>sts cars+1,zero_reg</pre>	sts cars+1,r25
sts cars,zero_reg 🏹	sts cars,r24
···· F	··· ; restore regs

Let cars=255 and let the IRQ $(\frac{1}{2})$ occur at this point



en



main:	INT2_vect:
•••	··· ; save regs
lds r24,cars	lds r24, cars
lds r25,cars+1	lds r25,cars+1
rcall send	adiw r24,1
<pre>sts cars+1,zero_reg</pre>	sts cars+1,r25
sts cars,zero_reg 🏹	sts cars,r24
···· ¥	··· ; restore regs

Let cars=255 and let the IRQ (½) occur at this point
 main has already transmitted cars=255 with send



main:	INT2_vect:
•••	··· ; save regs
lds r24,cars	lds r24,cars
lds r25,cars+1	lds r25,cars+1
rcall send	adiw r24,1
sts cars+1,zero_reg,	sts cars+1.r25
sts cars,zero_reg 🧲 🎵	sts cars r24
···· ¥	; restore regs

- Let cars=255 and let the IRQ ($\frac{1}{2}$) occur at this point
 - main has already transmitted cars=255 with send
 - main has already set the high byte of cars to zero ~ cars=255, cars.lo=255, cars.hi=0



main:	INT2_vect:
•••	··· ; save regs
lds r24,cars	lds r24,cars
lds r25,cars+1	lds r25,cars+1
rcall send	adiw r24,1
<pre>sts cars+1,zero_reg,</pre>	sts cars+1,r25
sts cars,zero_reg 🏹	sts cars,r24
···· ¥	··· ; restore regs
··· ¥	··· ; restore regs

- Let cars=255 and let the IRQ ($\frac{1}{2}$) occur at this point
 - main has already transmitted cars=255 with send
 - main has already set the high byte of cars to zero ~ cars=255, cars.lo=255, cars.hi=0
 - INT2_vect is executed
 - \sim cars is read and incremented, overflow in the high byte
 - \sim cars=256, cars.lo=0, cars.hi=1



main:	INT2_vect:
	; save regs
lds r24,cars	lds r24,cars
lds r25,cars+1	lds r25,cars+1
rcall send	adiw r24,1
sts cars+1,zero_reg	sts cars+1,r25
sts cars,zero_reg	sts cars,r24
	; restore regs

- Let cars=255 and let the IRQ ($\frac{1}{2}$) occur at this point
 - main has already transmitted cars=255 with send
 - main has already set the high byte of cars to zero ~ cars=255, cars.lo=255, cars.hi=0
 - INT2_vect is executed
 - \sim cars is read and incremented, overflow in the high byte
 - → cars=256, cars.lo=0, cars.hi=1
 - main sets the low byte of cars to zero
 - \sim cars=256, cars.lo=0, cars.hi=1
 - \sim During the next send, main will transmit too many cars (255 cars)

en



```
void main(void) {
   while(1) {
      waitsec(60);
      send(cars);
      cars = 0;
   }
}
```

Where exactly is the **critical region**?



en





Where exactly is the **critical region**?

Reading of cars and setting it to zero have to be executed atomically



en

voi w	<pre>d main(void) { hile(1) { waitsec(60); cli();</pre>	
	<pre>send(cars); cars = 0;</pre>	critical region
} }	<pre>sei();</pre>	

Where exactly is the **critical region**?

- Reading of cars and setting it to zero have to be executed atomically
- This can be forced by using interrupt locks
 - ISR interrupts main, never the other way round
 - \sim asymmetric synchronization (also unilateral synchronization)



voi W	<pre>d main(void) { hile(1) { waitsec(60); cli();</pre>	
	<pre>send(cars); cars = 0;</pre>	critical region
} }	<pre>sei();</pre>	

Where exactly is the **critical region**?

- Reading of cars and setting it to zero have to be executed atomically
- This can be forced by using **interrupt locks**
 - ISR interrupts main, never the other way round
 - \sim asymmetric synchronization (also unilateral synchronization)
- Attention: keep regions with blocked interrupts as short as possible
 - How long does the function send take?
 - Can send be excluded from the critical region?



20-IRQ-Nebenlaeufigkeit



```
Scenario, part 2 (function waitsec())
```

- a light gate at the entrance of a parking lot should count cars
- every 60 seconds, the value is transferred to security agency

```
void waitsec(uint8_t sec) {
    ... // setup timer
    sleep_enable();
    event = 0;
    while (! event) { // wait for event
        sleep_cpu(); // until next irq
    }
    sleep_disable();
    }
    Substantial for event
    sleep_disable();
    }
    substantial for event
    sleep_disable();
    }
```

Where exactly does the problem occur?



```
Scenario, part 2 (function waitsec())
```

- a light gate at the entrance of a parking lot should count cars
- every 60 seconds, the value is transferred to security agency

```
void waitsec(uint8_t sec) {
    ... // setup timer
    sleep_enable();
    event = 0;
    while (! event) { // wait for event
        sleep_cpu(); // until next irq
    }
    sleep_disable();
    }
    Substantiate ();
    Substantiate
```



Where exactly does the problem occur?

Test, whether sth. is to be done, followed by sleeping until there is sth. to do

```
Scenario, part 2 (function waitsec())
```

- a light gate at the entrance of a parking lot should count cars
- every 60 seconds, the value is transferred to security agency

```
void waitsec(uint8_t sec) {
    ... // setup timer
    sleep_enable();
    event = 0;
    while (! event) { // wait for event
        sleep_cpu(); // until next irq
    }
    sleep_disable();
    }
    Substantial for event
    sleep_disable();
    }
```



Where exactly does the problem occur?

Test, whether sth. is to be done, followed by sleeping until there is sth. to do

```
Scenario, part 2 (function waitsec())
```

- a light gate at the entrance of a parking lot should count cars
- every 60 seconds, the value is transferred to security agency

```
void waitsec(uint8_t sec) {
    ... // setup timer
    sleep_enable();
    event = 0;
    while (! event) { // wait for event
        sleep_cpu(); // until next irq
    }
    sleep_disable();
    }
    Substantial Setup timer
    sleep_disable();
    }
```



Where exactly does the problem occur?

- Test, whether sth. is to be done, followed by sleeping until there is sth. to do
 - → Potential lost-wakeup anomaly



Suppose, at **this point** a timer-IRQ ($\frac{1}{2}$) occurs







- Suppose, at **this point** a timer-IRQ ($\frac{1}{2}$) occurs
 - waitsec already determined that event is not set







- Suppose, at **this point** a timer-IRQ ($\frac{1}{4}$) occurs
 - waitsec already determined that event is not set
 - \blacksquare ISR is executed \rightsquigarrow event is set to 1





Suppose, at **this point** a timer-IRQ ($\frac{1}{4}$) occurs

- waitsec already determined that event is not set
- ISR is executed \sim event is set to 1
- Even though event is set to 1, the sleep state is entered ~ If no further IRQ occurs, sleeping forever





20-IRQ-Nebenlaeufigkeit

```
void waitsec(uint8_t sec) {
                           // setup timer
      sleep_enable();
3
      event = 0;
4
5
       while (! event) {
6
7
        sleep_cpu();
8
9
      }
10
11
12
```

```
static volatile int8_t event;
11
  TIMER1 ISR
11
     triggers when
11
     waitsec() expires
ISR(TIMER1_COMPA_vect) {
  event = 1:
}
```

```
sleep_disable();
}
```

Where exactly is the **critical region** located?



13

```
static volatile int8_t event;
    void waitsec(uint8_t sec) {
                          // setup timer
                                                    TTMER1 TSR
      sleep_enable();
3
                                                      triggers when
      event = 0:
                                                 11
4
                                                 11
                                                      waitsec() expires
5
       while (! event) {
6
                                                 ISR(TIMER1_COMPA_vect) {
                            critical region
7
                                                   event = 1:
        sleep_cpu();
8
9
      }
10
11
      sleep_disable();
12
13
   }
```

20-IRQ-Nebenlaeufigkeit_en



Where exactly is the **critical region** located?

 evaluation of the condition and entry of the sleeping state (Can *this* be solved by interrupt blocking?)

```
static volatile int8_t event;
    void waitsec(uint8_t sec) {
                          // setup timer
                                                    TIMER1 ISR
      sleep_enable();
3
                                                      triggers when
                                                 11
      event = 0:
4
                                                 11
                                                      waitsec() expires
      cli();
5
       while (! event) {
6
                                                 ISR(TIMER1_COMPA_vect) {
        sei();
                             critical region
7
                                                   event = 1:
        sleep_cpu();
8
                                                 }
        cli():
9
10
      sei();
11
      sleep_disable();
12
13
```

20-IRQ-Nebenlaeufigkeit



Where exactly is the **critical region** located?

- evaluation of the condition and entry of the sleeping state (Can *this* be solved by interrupt blocking?)
- problem: the IRQs have to be unblocked prior to sleep_cpu()!

```
static volatile int8_t event;
    void waitsec(uint8_t sec) {
2
                          // setup timer
      sleep_enable();
                                                   TIMER1 ISR
3
                                                      triggers when
                                                 11
      event = 0:
4
                                                 11
                                                      waitsec() expires
      cli();
5
       while (! event) {
6
                                                 ISR(TIMER1_COMPA_vect) {
        sei();
                             critical region
7
                                                   event = 1:
        sleep_cpu();
8
                                                 }
        cli():
9
10
      sei();
11
      sleep_disable();
12
13
```

Where exactly is the **critical region** located?

- evaluation of the condition and entry of the sleeping state (Can *this* be solved by interrupt blocking?)
- problem: the IRQs have to be unblocked prior to sleep_cpu()!
- works thanks to specific **hardware support**:



20 - 9



Summary

- Handling of interrupts is asynchronous to the program flow
 - $\scriptstyle \bullet$ unexpected \sim current state has to be saved in the interrupt handler
 - source of concurrency \rightsquigarrow synchronization required
- Measures for synchronization
 - shared variables shall (always) be declared as volatile
 - blocking arrival of interrupts: cli, sei (when working with non-atomic accesses that translate to more than one machine instruction)
 - Locking for longer times leads to the loss of IRQs!
- Concurrency induced by interrupts is enormous source for errors
 - *lost-update* and *lost-wakeup* problems
 - $\hfill \ensuremath{\:\ensuremath{\lensuremath{\:\ensuremath{\:\ensuremath{\:\ensuremath{\:\ensuremath{\lensuremath{\lensuremath{\lensuremath{\lensuremu$
- Important for complexity management: modularization



 Interrupt handler and functions accessing a shared state (static variables!) should be encapsulated in their own module

